Make slang ignore Verilog definitions of macros #3975

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged

maliberty merged 3 commits into The-OpenROAD-Project:master from The-OpenROAD-Project-staging:synth-oyvind-blackboxes

Mar 12, 2026

Merged

Make slang ignore Verilog definitions of macros #3975

flow: update rules

DCO / DCO succeeded Mar 11, 2026 in 0s

DCO

All commits are signed off!

View more details on DCO